




FIG. 3






MAPPING HARDWARE MODELS TO RECONFIGURABLE BOARDS



	F11	F12	F13_	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	1	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0
F12	1	1	1	1	0	1	0	0	0	1	0	0	0	1	0	0
F13	1	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0
F14	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0	1
F21	0	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0
F22	1	1	0	0	1	1	1	1	0	1	0	0	0	1	0	0
F23	0	0	1	0	1	1	1	1	0	0	1	0	0	0	1	0
F24	0	0	0	1	1	1	1	1	0	0	0	1	0	0_	0	1
F31	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
F32	1	1	0	0	0	1	, 0	0	1	1	1	1	0	1	0	0
F33	0	0	1	0	0	0	1	0	1	1	1	1	0	0	1	0
F34	0	0	0_	1	0	0	0_	1	1	1	1	1	0_	0	0	1
F41	0	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1
F42	1	1	0	0	0	1	0	0	0	1 '	0	0	1	1	1	1
F43	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	1
F44	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1

FIG. 7

FPGA INTERCONNECTION






FIG. 9




FIG. 10




FIG. 11

ADDRESS POINTER INITIALIZATION




FIG. 12




FIG. 13




FIG. 14





FIG. 15







FIG. 17






FIG. 18




FIG. 19

DURING EVALUATION




FIG. 20





FIG. 21







FIG. 23



HARDWARE START-UP




FIG. 25

```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;
always@(posedge clock or negedge reset)
    if(Creset)
        q = 0;
    else
        q = d;
endmodule
module example:
    wire d1. d2, d3;
    wire q1, q2, q3;
    reg sigin;
    wire sigout:
    reg clk, reset;
    register reg1 (clk, reset, d1, q1);
    register reg2 (clk, reset, d2, q2);
    register reg3 (clk, reset, d3, q3);
    assign d1 = sigin ^ q3;
    assign d2 = q1 ^q3;
    assign d3 = q2 \cdot q3:
    assign sigout = q3;
    // a clock generator
    always
    begin
        clk = 0;
        #5;
        clk = 1;
        #5:
    // a signal generator
    always
    begin
        #10;
        sigin = $random;
    end
    // initialization
    initial
    begin
        reset = 0;
        sigin = 0;
        #1;
        reset = 1;
        $monitor($time, " %b, %b", sigin, sigout):
        #1000 $finish;
    end
    end module
```

FIG. 26

CIRCUIT DIAGRAM




FIG. 27

```
module register (clock, reset, d, q);
        input clock, d, reset;
        output q;
        reg q;
        always@(postedge clock or negedge reset)
                                                            Register Definition
           if(~reset)
              q = 0
                                                                    900
           else
               q = d;
        endmodule
        module example;
                                    wire interconnection info
           wire d1, d2, d3;
           ware q1, q2, q3;
                                          _ 907
           reg sigin; ◀
                                       Test-bench input -- 908
           wire sigout;
                                       Test-bench output -- 909
           reg clk, reset;
        S1 register reg 1 (clk, reset, d1, q1);
        S2 register reg 2 (clk, reset, d2, q2);
                                                  Register component
        S3 register reg 3 (clk, reset, d3, q3);
                                                         901
        S4 assign d1 = sigin ^ q3;
        S5 assign d2 = q1 ^3;
                                        Combinational component
        S6 assign d3 = q2 ^q3;
                                              - 902
        S7 assign signout = q3;
           // a clock generator
           always
           begin
S8
                                     Clock component
              cik = 0;
              #5;
                                             903
              clk = 1;
              #5;
           end
           // a signal generator
           always
           begin
                                      Test-bench component (Driver)
S9
              #10;
              sigin = $random;
                                                                           FIG. 28
           // initialization
           initial
           begin
              reset = 0;
                                       Test-bench component (initialization)
S10
              sigin = 0;
              #1;
                                             905
              reset = 1;
S11
              #5;
              $monitor($time, "%b, %b", sigin, sigout);
S12
                                                         Test-bench component (monitor)
              #1000 $finish;
           end
                                                                  906
           end module
```

SIGNAL NETWORK ANALYSIS




FIG. 29

SOFTWARE/HARDWARE PARTITION RESULT




FIG. 30

HARDWARE MODEL





FIG. 31


PARTITION RESULT #1



(IGNORE I/O AND CLOCK EDGE REGISTER) --

FIG. 32

PARTITION RESULT #2



(IGNORE I/O AND CLOCK EDGE REGISTER).

FIG. 33

LOGIC PATCHING





FIG. 34







FIG. 35







FIG. 35

I/O PIN OVERVIEW OF FPGA LOGIC DEVICE

FPGA: 10K130V, 10K250V with 599-pin PGA package




425 Interconnect I/O pins

45 Dedicated I/O pins:

GCLK, FD_BUS(31..0), F_RD, F_WR, DATAXSFR, SHIFTIN, SHIFTOUT, SPACE[2..0], EVAL, EV_REQ_N, DEV_OE, DEV_CLRN

FPGA INTERCONNECT BUSES



BOARD CONNECTION - SIDE VIEW




FIG. 38(A)




FIG. 38(B)

SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 39

FPGA ARRAY CONNECTION BETWEEN BOARDS




FIG. 40(A)




FIG. 40(B)




FIG. 41(A)




FIG. 41(B)




FIG. 41(C)




FIG. 41(D)




FIG. 41(E)




FIG. 41(F)









FIG. 42














FIG. 47

SIMULATION SERVER ARCHITECTURE




FIG. 48





FIG. 49

JOB SWAPPER






FIG. 51

PRIORITY I
$$\begin{cases} JOB A \\ JOB B \end{cases}$$
PRIORITY II
$$\begin{cases} JOB C \\ JOB D \end{cases}$$




FIG. 52




FIG. 53

COMMUNICATION HANDSHAKE PROTOCOL




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58

EVALFSM - EVAL Finite State Machine in each FPGA logic device




FIG. 59

MEMORY READ DATA DOUBLE BUFFER




FIG. 60

SIMULATION WRITE/READ CYCLE








FIG. 61








Typical Hardware/Software Co-Verification



DUT (Device Under Test)

FIG. 65

Typical Co-Verification by Using Emulator





: running time at emulation speed

The rest of the target system is running at full speed.

FIG. 66

SIMULATION




FIG. 67

CO-VERIFICATION WITHOUT EXTERNAL I/O




FIG. 68

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70

CONTROL OF DATA-OUT CYCLE




FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72

CONTROL OF DATA-OUT CYCLE




FIG. 73






FIG. 74

SHIFT REGISTER



HOLD TIME ASSUMPTION FOR SHIFT REGISTER



MULTIPLE FPGA MAPPING FOR SHIFT REGISTER Sin 2412 2415 2416 FPGA 2 FPGA 5 2400-2401 2402~ $\overline{\mathsf{D}_{\mathsf{2}}}$ CLK1 CLK2 2411 FPGA 1 2413 2414 FPGA 3 FPGA 4 2410 **CLK** FIG. 76(A) **HOLD TIME VIOLATION** BY LONG CLOCK SKEW **CLK** T1 CLK₁ H2 D_2 **T2** CLK 2 Q_2 T2 > T1 + H2

FIG. 76(B)

CLOCK GLITCH PROBLEM





FIG. 77(B)


TIMING ADJUSTMENT BY ADDING DELAY



(Prior Art)

FIG. 78

GLOBAL RETIMING



Legend

 \triangleright


Controlled by the global reference clock.

FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79

TIGF LATCH








FIG. 80(B)

TIGF DFF





RCC System




FIG. 83




FIG. 84